

(19) World Intellectual Property  
Organization  
International Bureau



(43) International Publication Date  
18 August 2005 (18.08.2005)

PCT

(10) International Publication Number  
WO 2005/076356 A1

(51) International Patent Classification<sup>7</sup>: H01L 27/10,  
27/06

MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG,  
PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM,  
TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM,  
ZW.

(21) International Application Number:  
PCT/NO2005/000027

(22) International Filing Date: 24 January 2005 (24.01.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
20040502 3 February 2004 (03.02.2004) NO

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

**Declaration under Rule 4.17:**  
— of inventorship (Rule 4.17(iv)) for US only


(71) Applicant and  
(72) Inventor: OYHUS, Kim [NO/NO]; Odvar Solbergs vei 90, N-0970 Oslo (NO).

**Published:**  
— with international search report  
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD,

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LAYERED CROSSBAR MEMORY CONNECTED TO INTEGRATED CIRCUIT



(57) Abstract: 3 dimensional electronic memory consisting of stacked thin layers (Fig 4) of crossbar memories, connected to surface of integrated circuit (14) (Fig 2) through crossbar connections (13) accessible by a diagonal cut (12) in the stack (Fig 1).

WO 2005/076356 A1

## layered memory

## BACKGROUND OF THE INVENTION

The purpose of this invention, is to provide a cheap and simple way to efficiently fabricate 3-dimensional memory, possibly massive 3D memory.

Modern memories are typically 2 dimensional objects consisting of a few layers, such as integrated circuits built in a layering process, or stacked 2 sided magnetic plates, or layered DVDs with a transparent layer. One obvious way to produce larger memories is to increase the number of layers, but this introduces a lot of practical problems. In integrated circuits it increases process complexity and fault rate, due to the necessary precision and multiplication of an already complex process. For magnetic and optical plates there is the problem of multiplication of complicated, expensive, and large read/write heads. For holographic storage there is the problem of deformation of material.

An earlier example of ways of connecting layered memories is US-6,376,904 which is assigned to Rambus Inc, a company known for their memory technology. This patent regards stacking of interconnected integrated circuits, which can be memories. Disadvantages of this is the usually higher cost and complexity of integrated circuits, as compared to f.ex. simple lattices in thin film. Connecting integrated circuits together also require precision and accuracy in the form of precisely placed conductors, flow soldering, or film with contacts. None of these interconnections are microscopic.

It has been experimented with producing 3-dimensional memories by stacking layers of memories made from thin film electronics, such as in the Norwegian patent application NO-20001360, where the layers are connected together by stacking them very precisely in a

pyramid, so that end pads are aligned, and can be connected. That patent says that this makes vias, conductive holes in layers, unnecessary. As of the filing date of this patent, the company of that patent, Thin Film Electronics, is reported to have problems going beyond 8 layers.

A couple of major problems if one stacks many layers of thin films with memories and electronics, is that there are going to be large amounts of faulty electronics, and alignment problems in interconnecting the layers. If the complex electronics are removed, by using simpler cross-bar memories, then the problem of faulty electronics gets smaller. However, the problem of connecting millions to billions of crossbar contacts precisely, when they come from different layers, possibly with variation in thickness and crossbar distances, seems insurmountable.

#### BACKGROUND OF THE INVENTION-OBJECTS AND ADVANTAGES

Some objects and advantages of the example of the invention are:

(a) The crossbar memories can be simply stacked, with no interconnections. No strips like in the prior art patent.

(b) Great precision is not needed in fabrication of thin crossbar memories. The crossbars can be uneven, vary in thickness, have cuts and short circuits, and be warped and bent. The thin crossbar-memories can have variable thickness, and non-rectangular cross sections in the crossbars. All provided that the crossbar memories still can be stacked, and the errors are not overly excessive.

(c) Crossbar memories are simple devices. Much simpler than most integrated circuits. They can lack complex electronic logic. This

makes their production simpler, and thus cheaper.

(d) Connection of millions to billions of conductors from crossbar memories are simplified to the conductively fastening of one cut surface of stacked memories to an integrated circuit. This is mentioned in claims 1 and 4.

(e) All control circuitry and error correction circuitry are accessed through, or embedded into, an integrated circuit

(f) It is possible to make massive memories by using large, and/or numerous stacks of crossbar memories, connected to one or more integrated circuits. One can envision a liter of memory, laying like a big wedge on a whole wafer of integrated circuits. Storing 1 bit per crossbar crossing, and having 1 um distance between them, could give 100 000 GB of storage.

(g) The stacking of thin film crossbar memories, they are mentioned in claim 3, can be done industrially by rolling the film up and cutting it to the required wedges, or other shapes with the diagonal cut. The slight bend that this gives to the stack, is not a problem for alignment.

(h) Thermal expansion and physical stresses can be alleviated by having the stack bent and skewed, thus giving more material flexibility. This reduces the need of having materials with compatible thermal expansion coefficients.

(i) Price. This device should be cheap to manufacture. Cost should be comparable to one integrated circuit.

Further objects and advantages will become apparent from a consideration of the ensuing description and drawings.

## SUMMARY

3 dimensional electronic memory consisting of stacked thin layers (Fig 4) with crossbar memories, where the crossbars are diagonally cut (12) (Fig 1) such that the crossbar conductors (13) are connected to the surface of an integrated circuit (13) (Fig 2).

## DRAWINGS--FIGURES

Drawings are not to scale, as there is no preferred scale.

FIG 1 shows a perspective view of a diagonally cut stack of crossbar memories. The cut is visible below the front layer.

FIG 2 shows a perspective view of the cut crossbar memory, attached to an integrated circuit.

FIG 3 shows the intersection between the integrated circuit and the cut crossbars. The pads on the integrated circuit are represented as simple squares to make the figure visually understandable. The pattern of connections are quite disordered.

FIG 4 shows a layer of cut crossbar memory.

## DRAWINGS--Reference Numerals

10 The front most layer of crossbar memory in the stack.

11 A crossing point of 2 different conducting bars in a memory.

12 The diagonal cut in the stack. The cut of all crossbars are visible.

13 A cut bar in the diagonal cut.

14 An integrated circuit.

15 A contact pad on the integrated circuit.

16 A side of the stack, not the diagonal cut. Only half the bars are visible.

#### DETAILED DESCRIPTION--FIG 2 -PREFERRED EMBODIMENT (s)

Crossbar memories are devices consisting of rows of electrically conducting bars in one layer, and columns in a different layer, such that the conductors of one layer cross near the conductors of the other layer. Between these layers there are many different solutions for storing data, such as organic fuses, light emitting and conduction changing polymers, PN semiconductor transitions, etc. The only demand of this invention is that the conductors are accessible through the crossbar, which can be uneven, have faults, and other angles between them than 90 degrees. An example of another angle would be the 60 degrees of hexagonal packing that would facilitate light activated crossbar memory by packing the lighted regions tighter.

A preferred embodiment of the invention, is in the form of a thin film made from special plastic, as mentioned in claim 3. This thin film have conducting bars printed on each side, so that they cross, thus making a crossbar. This thin film is sandwiched with insulating layers and rolled up in a roll. This roll is cut

approximately along the bars, into pieces. These pieces are again cut (12) diagonally relative to the crossbars, as in claim 4, making a wedge, like in Fig 1. The wedge is imprecisely connected to the integrated circuit (14) along the diagonal cut, like in Fig 2. This connection makes the conductive bars in the crossbar (13) connected with the pads on the integrated circuits (15) resulting in a disordered pattern of conductor connections as in Fig 3.

#### Alternative Embodiments

Hexagonal pads on the chip can also be an advantage. The size and distance between the pads are not specified, as they are dependent on the specific characteristics of the crossbar conductors. Nor are area of pads on the integrated circuit specified. One among other factors to be adjusted are probability of 2 or more bars connecting to 1 or more pads. As illustrated in Fig 4, an inexact double coupling need not result in a problem, just a "W" like crossing of conducting bars instead of an "X" like crossing.

The crossbars need not be as thin and flexible as in thin plastic film.

Having the crossbars cross several integrated circuits is an obvious possibility, as well as having several stacks of crossbars coupled to one integrated circuit.

It is possible to cut off the top of the wedge, so as to make the device flatter, to fit inside flatter packages. This means some loss of memory, especially if the stack is cut squarely.

#### Operation

The manner of using this memory device, consisting of layers of

crossbar memories, is to access the layers of memory through the integrated circuit. To access the memories, multiplexed connections to the conductors in the crossbars are necessary. To achieve these connections, the stack of memories is cut diagonally, so that all conductors in the stack are accessible on one plane side. This side is then connected to the surfaced of an integrated circuit to provide necessary multiplexing and possibility of necessary error correction and necessary adaption to misalignment of connectors to the chip.

To access a single memory element in a crossbar switch 11 (Fig 4), the integrated circuit activates the pads 15 (Fig 4) connected to the conducting bars which cross at the memory element 11 (Fig 4). This is the main principle of operation. Thus the integrated circuit can be viewed as a multiplexer to access the bars in the layered crossbar memories.

There are two overlapping strategies for ordered memory access of the device. A map of the connections of Fig 3 can be made by measuring the electric behavior between close pads to see if they are connected to crossing bars. This map can be used to order accessible memory units so they can appear to be contiguous. The other strategy is to avoid the map, and instead measure with each access, using hashing techniques to give the appearance of contiguousness. In either case, error correction methods has to be applied. This is known art in the designing of hard disks and error correction codes.

#### Conclusion, Ramification, and Scope

Accordingly, the reader will see that this invention can be used to make 3-dimensional memories efficiently and cheaply.



Although the description above contains specificities, these should not be construed as limiting the scope of the invention, but as merely providing illustrations of some of the presently preferred embodiments of this invention. Thus the scope of the invention should be determined by the appended claims and their legal equivalents, rather than by the examples given.

Claims: I claim:

1. A crossbar device, comprising:
  - (a) a stack, having a plurality of stacked layers with crossbars,
    - (1) where said stack of crossbars are cut diagonally relative to said crossbars in said stack,
    - (2) whereby said crossbars become conductively accessible on the surface of said cut of said stack, and
  - (b) an integrated circuit, at least one, having an array of conductive pads, said pads are connected to said surface of at least one of said stack, whereby said pads are disorderly and imperfectly connected to said crossbars.
2. Said crossbar device of claim 1 wherein said layers of crossbars are memory.
3. Said crossbar device of claim 2 wherein said layers of crossbar memories are thin film.
4. A method for production of memory, comprising:
  - (a) providing a stack, having a plurality of stacked layers with crossbar memories,
  - (b) cutting said stack of memories diagonally relative to said crossbars in said stack, whereby said crossbars become conductively accessible on the surface of the cut of said stack, and
  - (c) providing an integrated circuit, at least one, having

- an array of conductive pads,
- (d) connecting disorderly and imperfectly said pads to said surface of at least one of said stack.




FIG. 1




FIG. 2




FIG.3




FIG.4

**INTERNATIONAL SEARCH REPORT**

International Application No  
**PCT/NO2005/000027**

<b>A. CLASSIFICATION OF SUBJECT MATTER</b> IPC 7 H01L27/10 H01L27/06		
According to International Patent Classification (IPC) or to both national classification and IPC		
<b>B. FIELDS SEARCHED</b>		
Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L G11C		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the international search (name of data base and, where practical, search terms used)  EPO-Internal, WPI Data, PAJ, INSPEC, IBM-TDB		
<b>C. DOCUMENTS CONSIDERED TO BE RELEVANT</b>		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	DATABASE INSPEC 'Online! THE INSTITUTION OF ELECTRICAL ENGINEERS, STEVENAGE, GB; 4 December 2003 (2003-12-04), ZIEGLER M M ET AL: "CMOS/nano co-design for crossbar-based molecular electronic systems" XP002327737 Database accession no. 7951795 abstract  -/--	1-4
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C.		
<input checked="" type="checkbox"/> Patent family members are listed in annex.		
° Special categories of cited documents :		
"A" document defining the general state of the art which is not considered to be of particular relevance	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention	
"E" earlier document but published on or after the international filing date	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone	
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.	
"O" document referring to an oral disclosure, use, exhibition or other means	"&" document member of the same patent family	
"P" document published prior to the international filing date but later than the priority date claimed		
Date of the actual completion of the international search  <p align="center"><b>11 May 2005</b></p>	Date of mailing of the international search report  <p align="center"><b>15/06/2005</b></p>	
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  <p align="center"><b>Wirner, C</b></p>	

## INTERNATIONAL SEARCH REPORT

International Application No  
PCT/NO2005/000027

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	<p>-&amp; MATTHEW M ZIEGLER: "CMOS/Nano Co-Design for Crossbar-Based Molecular Electronics Systems" IEEE Transactions on Nanotechnology IEEE USA, vol. 2, no. 4, 4 December 2003 (2003-12-04), pages 217-230, XP002327736 ISSN: 1536-125X page 224, right-hand column - page 225, left-hand column; figures 12,13</p> <p>-----</p>	
Y	<p>ZIEGLER M M ET AL: "A case for cmos/nano co-design" IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN. ICCAD 2002. IEEE/ACM DIGEST OF TECHNICAL PAPERS. SAN JOSE, CA, NOV. 10 - 14, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, NEW YORK, NY : IEEE, US, 10 November 2002 (2002-11-10), pages 348-352, XP010624669 2002-11-10 ISBN: 0-7803-7607-2 page 351, left-hand column - page 352, left-hand column; figures 1,6</p> <p>-----</p>	1-4
A	<p>WO 01/71722 A (THIN FILM ELECTRONICS ASA; BERGGREN, MAGNUS; NORDAL, PER-ERIK; LEISTAD) 27 September 2001 (2001-09-27) abstract; claims; figures 8a,8b,9 page 10, line 2</p> <p>-----</p>	1-4
A	<p>US 6 021 074 A (BLISH, II ET AL) 1 February 2000 (2000-02-01) figures 2,3</p> <p>-----</p>	1-4
A	<p>WO 01/69679 A (THIN FILM ELECTRONICS ASA; NORDAL, PER-ERIK; GUDESEN, HANS, GUDE; LEIS) 20 September 2001 (2001-09-20) abstract; claims; figures</p> <p>-----</p>	1-4
A	<p>US 6 376 904 B1 (HABA BELGACEM ET AL) 23 April 2002 (2002-04-23) cited in the application figure 3a</p> <p>-----</p>	1-4



## INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/NO2005/000027

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 0171722	A	27-09-2001	NO 20001469 A	24-09-2001
			AU 776671 B2	16-09-2004
			AU 4289801 A	03-10-2001
			CA 2403859 A1	27-09-2001
			CN 1419696 A	21-05-2003
			EP 1269475 A1	02-01-2003
			JP 2003528354 T	24-09-2003
			WO 0171722 A1	27-09-2001
			US 2001040828 A1	15-11-2001
-----				
US 6021074	A	01-02-2000	NONE	
-----				
WO 0169679	A	20-09-2001	AU 775011 B2	15-07-2004
			AU 4487701 A	24-09-2001
			CA 2403231 A1	20-09-2001
			CN 1418374 A	14-05-2003
			EP 1287560 A1	05-03-2003
			JP 2003526945 T	09-09-2003
			WO 0169679 A1	20-09-2001
			NO 20011330 A	17-09-2001
			RU 2237948 C2	10-10-2004
			US 2003218191 A1	27-11-2003
			US 2003024731 A1	06-02-2003
-----				
US 6376904	B1	23-04-2002	US 6621155 B1	16-09-2003
			US 2002127775 A1	12-09-2002
-----				